

Verification and Validation Introducing Simulink Design Verifier

Goran Begic, Technical Marketing

Goran.Begic@mathworks.com

June 5, 2007



MathWorks Aerospace and Defense Conference '07



Agenda

- Verification and Validation in Model-Based Design
 - Overview of verification and validation activities and products that support them
- Introducing Simulink Design Verifier
 - What is Simulink Design Verifier?
 - Why is it important?
 - How does it work?
 - Demonstration
- Summary
- Questions



Verification and Validation in Model-Based Design

 Verification and Validation is one of the inherent benefits of Model-Based Design

Continuous Test and Verification

- Important design concepts
 - "It should work"
- Implementation of requirements
 - "It works"
- Objective evidence




MathWorks Aerospace and Defense Conference '07



MATLAB® SIMULINK®

Verification and Validation

Overview






MATLAB® SIMULINK®

Verification and Validation

Overview






MATLAB® SIMULINK®

Verification and Validation

Overview





Simulink Design Verifier What is it?

- Formal analysis
- Not simulation

New model verification and validation product

- New verification technology for Simulink and Stateflow
- Based on formal analysis engine from Prover Technology

Key Features

- Generates tests for Simulink[®] and Stateflow[®] models
- Detects unreachable design elements in models
- Proves model properties and generates example of violations
- Includes blocks for definition of properties
- Produces detailed test-generation and property-proving analysis reports

MathWorks Aerospace and Defense Conference '07

Simulink Design Verifier Why is it important?

'he MathWorks

Building exhaustive tests is hard and time consuming


- Example: Achieving 100% MC/DC coverage
- Some functional requirements are difficult to prove via simulation
 - Example requirement: Reverse thrust operation shall not engage when aircraft in flight

Particularly relevant for:

- Safety critical applications
- Complex Stateflow models
- Component based development



Working with Simulink Design Verifier






Simulink Design Verifier Demonstration

- Example model available in product help
- Test generation for model coverage

The MathWorks

 Property definition and proving





Summary

Design Verifier

- Uses static analysis to verify model behavior
- Complete and exhaustive analysis that uncovers problems that are very difficult to detect using simulation only
- Practical implementation of formal methods in control design applications
- Minimizes the risk of unknown and unexpected execution scenarios



Resources

Product web page

http://www.mathworks.com/products/sldesignverifier/

- Demo recordings
- Data sheet
- User's Guide
- Webinar on June 12
- Exhibit Hall
 - Verification and Validation station



MATLAB&SIMULINK®

Questions

- Goran Begic
 - gbegic@mathworks.com
 - **508.647.4313**

