

Verification and Validation of Models and Code

Presenter: Mark Walker mark.walker@mathworks.co.uk





Agenda

- Introductions
- Workflows for verification and validation




Introductions

- I spend most of my time:
 - A. Creating specifications and requirements (systems and software)
 - B. Implementation based on specification and requirements created by somebody else (generating / writing / deploying / debugging code)
 - C. Other (including both, or none of the above)



Demo

How much time do we need to get 100% MC/DC coverage?




MathWorks Aerospace and Defence Conference '08



MATLAB[®] SIMULINK[®]

Costs of Embedded Software Fault Propagation



Cost of fixing defects detected depending on where they are introduced

Source: Return on Investment for Independent Verification & Validation, NASA, 2004.

MathWorks Aerospace and Defence Conference '08



MATLAB® SIMULINK®

Methods for Early Verification and Validation

Traceability

- Requirements to model and code
- Model to code

Modeling and Coding Standards

- Modeling standards checking
- Coding standards checking

Testing

- Model testing in simulation
- Processor In the loop


Proving

- Proving design properties
- Proving code correctness

MathWorks



Increasing Confidence In Your Designs




Vermeation

Aerospace and Defence Conference '08

MathWorks




Address the Entire Development Process



✓ The MathWorks[™]



Traceability




- Tracing Requirements ⇔ Model
 Simulink[®] Verification and Validation[™]
- ■Tracing Model⇔Source Code Real-Time Workshop® Embedded Coder™
- Tracing Requirements ⇔ Source Code Simulink Verification and Validation




MATLAB[®] & SIMULINK[®]

Modeling and Coding Standards






Early Validation and Robustness Testing



MathWorks Aerospace and Defence Conference '08




Component Testing





Test Generation Workflow






Code Testing with Generated Signals Simulink

- Software-in-the-loop
 - On the host

📣 The MathWorks"

- Processor-in-the-loop
 - On the target processor



- Independent code testing environment
 - Generated signals and model outputs are saved as a .mat data file
 - Exported input signals drive code tests
 - Exported model outputs become expectation values for code testing

MathWorks


👪 👗 🛍 🖄 🕅 -	🖌 🔸 1 Stack:	Base 💌	4
E sldvData <1×1 <u>struct</u> >			
Field 🛆	Value	Min	Max
E AnalysisInformation	<1x1 struct>		5
🗄 ModelObjects	<1x2 struct>		- 🔍
🗄 Objectives	<1x10 struct>		- 2
🔚 TestCases	<1x4 struct>		- 8
Canada Maria Canada C	and the second	a second	



MATLAB[®] & SIMULINK[®]

Demo


Processor-in-the-loop co-simulation






MATLAB[®] & SIMULINK[®]

Proving







MathWorks Aerospace and Defence Conference '08

Results are proven for all possible executions of the code!! 17



MATLAB[®] SIMULINK[®]

Code Correctness

- A model is a well controlled way to specify system behaviour
 - Generated code matches the model
 - Few ambiguities, low warning rate
 - 100% green is a realistic target


Coding review progress No check selected nb reviewed / nb to review (n/a) Software reliability indicator		Count Progr n/a n/a n/a n/a n/a n/a		No check currently selected					
Procedural entities	_/	×	402	Line	Col	8	Variables View		
			62 360 174 64 21 88 13	1 315 1 338 728 162 712 217 51	5 5 17 5 17 12	100 _polyspace_main.o 100 sldvThrust Reverser_7.o 0 sldvThrust Reverser_7.o 0 sldvThrust Reverser_7.o 100 sldvThrust Reverser_7.o	Read by Read by Read by Read by Read by Read by task III Potentially Written by Read b	New_Pr airSpee sldvThr sldvThr sldvThr sldvThr sldvThr sldvThr	



MATLAB[®] & SIMULINK[®]

Demo

Proving a functional requirement




MathWorks Aerospace and Defence Conference '08




MATLAB® SIMULINK®

Example Problems vs. Tools

- Incorrect Dynamic Response
 - Simulation Testing
 - Rapid Prototyping and Hardware-in-the-Loop



- Model Error: max(a,b) instead of min(a,b) to apply upper clip
 - Simulation Testing
 - Property proving with Simulink Design Verifier





MATLAB® SIMULINK®

Example Problems vs. Tools

Unreachable state / transition / code

111

112

113

114

115

- Test generation with Simulink Design Verifier
- PolySpace

Overflow / underflow

- Simulation
- PolySpace


.... /* Sum: '<u><S1>/Sum3</u>' */ UOVFL rtb_Sum3 = rtb_Product2 + rtb_Gain2_e; /* Saturate: '<u><S1>/Saturation1</u>' */ .OK.. tmp = rtb_Sum3;

Execution time exceeds deadline

- Simulation (requires execution time model)
- Processor-in-the-loop

MathWorks

Aerospace and Defence Conference '08



else { }



Summary

- Model-Based Design enables early verification and validation!
- Early verification and validation methods improve and optimize your existing development process.
- Early problem detection significantly reduces time spent debugging – shorter time to resolution



Master Class Invitation

- Methods for Early Verification and Validation
 - Robustness Testing
 - Automatic Test Generation
 - Property Proving