

Agenda

Introduction

- Model based design flow for Altera FPGAs
- DSP Builder Features
- DSP Builder Advanced Blockset
 - Introduction to constraint driven model based design

Advanced Blockset design examples

- Radar front end processor: Interfacing to high speed A/Ds
- Direct RF upconversion: Interfacing to multi-gigabit DACs
- 8x8 Beam Former

© 2007 Altera Corporation - Confidential



Simulink Model Based Algorithm Development



© 2007 Altera Corporation - Confidential

DSP Builder System Level Design Flow



© 2007 Altera Corporation - Confidential Altera, Stratix, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

DSP Builder System Level Design Flow



DSP Builder Overview



© 2007 Altera Corporation - Confidential

DSP Builder – Standard and Advanced Blocksets

Simulink Library Browser		Simulink Library Browser		
Eile Edit View Help			<u>File Edit View H</u> elp	
D 😅 - 🛱 👫			D 🛱 🛏 👪	
All Blocks: altelink2/All Blocks			Base Blocks: AionModelIP/Base Blocks	
🕀 🙀 Simulink 📃 📃	All Dis also		🔄 🕀 🐺 Simulink 🔺 🔝 Dava Di aka	
🖶 🙀 Altera DSP Builder Advanced Blockset 🛛 🕁 🗠	All BIOCKS		Altera DSP Builder Advanced Blockset	
Base Blocks	AN -L		Base Blocks	
Ethere	AILED		FFT Blockset	
	Arithmetic			
	Annineuc			
Waveform Synthesis	Boarda		Waveform Synthesis	
Altera DSP Builder Blockset	Doards		Altera DSP Builder Blockset	
All Blocks	Complex Tupe		ModelPrim	
AltLab	complex Type		AltLab	
	Gate & Control		Arithmetic	
E Soards			⊕ 23- Boards ⊕ Constant Ture	
	Interfaces		2 Complex Type	
The state of control to the state of the sta	intendece		En Therfaces	
	IO & Bus		I IO & Bus	
	MegaCore Functions			
Rate Change 📃 💓			- Rate Change	
Simulation Blocks Library	Prototype Blocks			
	2.		State Machine Functions	
Norage Norage Norage Norage	Rate Change		Wideo and Image Processing	
Communications Blockset	-		Communications Blockset	
	Simulation Blocks Library			
Ready		11.	Ready	11.

© 2007 Altera Corporation - Confidential



DSP Builder Features

- Automatic Generation of VHDL design from a MATLAB/Simulink model
- Automatic Generation of Testbenchs
 - Captures Stimulus From Simulink, Writes Testbench
- HDL Import
 - Reads in Design : HDL: Verilog or VHDL, or Quartus Project
 - Creates Simulink Simulation Model
- Signal Tap: Embedded Logic Analyzer
 - Captures Internal Data And Brings It Into Matlab
- Hardware in Loop (HIL) Testing
 - Pass Vectors To / From Board
- Waveform Viewer
 - Visualize Waveforms as Digital Busses Using ModelSim



© 2007 Altera Corporation - Confidential

DSP Builder Features

SOPC Bus Support

- Avalon Masters & Slaves, Custom Instruction Set (Nios)
- IP Support
 - FIR, NCO, FFT, Reed Solomon, Viterbi, CIC
 - Other IP through HDL Import
- Data Width Propagation
 - Automatically Propagates Bus Widths Through Signal Path
- Multi Data Rate Support
 - PLLs or Clock Enables
 - Multi-rate FIFO
- Integration of DSP Boards
 - Customer board easily integrated
- Complex Data



© 2007 Altera Corporation - Confidential



What's New in Advanced Blockset?

Constraint-Driven Design

- Automated pipelining
 - Meet desired clock rate
 - Enable timing closure at high clock rates of 400-500 MHz
- Automatic TDM Support for ModelIP
 - ModelIP reuses the resources efficiently
- "Textbook" Design with ModelPrim
- Multi-Channel Designs Made Easy
- Memory-map Register Generation
 - Allow easy configuration of coefficients and run-time parameters

Increased Productivity by Closing Timing Faster



Constraint Driven Design: (1) Create Model

Use ModelIP or ModelPrim Libraries





© 2007 Altera Corporation - Confidential

Constraint Driven Design: (2) Select Device

Device independent modeling until this level



© 2007 Altera Corporation - Confidential



Constraint Driven Design: (3) Set Frequency

Automatic Pipelining / Time Sharing (ModelIP)

🖬 Block Parameters	: Signals			>
- DSP Builder Advanced	d Blockset Signa	als Block (mask) (link)	
The Signals block spe signals used by the sim	cifies information nulation model a	n about the clock nd the hardware	, reset, and memory bu generation	s
Parameters				
Clock				
clk				
Clock Frequency (MH	z)			
400				$ \rightarrow $
Clock Margin (MHz)				
C				
Reset				
areset				
Reset Active High				-
Bus Name				
bus				
🔲 Separate Bus Cloc	k			
Bus Clock Frequency	(MHz)			
400				
🔲 Bus Clock Synchro	onous with Syste	em Clock		
		1		

© 2007 Altera Corporation - Confidential

Constraint Driven Design: (4) Compile



© 2007 Altera Corporation - Confidential





16

_

_

_

ModelPrim: Zero Latency Blocks

- Blocks are behavioural in nature
 - What to do, not When to do it
 - Focus on signal flow representation
- Much easier debug and modify without pipeline
- Design-once and retarget to different speed-grades and families



Behavioural input enables Optimizations

© 2007 Altera Corporation - Confidential



Performance Through Pipelining



- Simply enter desired System Clock Frequency,
- No need to change model
- Simple 50-bit 4-input adder tree
 - 100 MHz Target => 118 LUT4s, 121 MHz, No pipeline
 - 200 MHz Target => 175 LUT4s, 286MHz, 1 stage pipeline
 - 400 MHz Target => 350 LUT4s, 581 MHz, 5 stage pipeline

Timing driven synthesis produces small or fast RTL from same model

© 2007 Altera Corporation - Confidential Altera, Stratix, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 18



Multi-channel Designs

- IIR example uses 'textbook' lumped delays
- Replace registers with number of channels
- Delays are distributed around logic to meet fmax goal
- Processes multiple channels simultaneously



Easy to enter Models produce high quality hardware

© 2007 Altera Corporation - Confidential



Design Examples

Radar front end processor

- Interfacing to high speed A/Ds
- 2.8 Gsps A/D, efficient downconvert to 350 Msps

Direct RF upconversion to multi-gigabit DACs

- Interfacing to high speed DACs
- 4.096 Gsps Digital Up Converter

8x8 Beam Former

Folding based upon clock rate



© 2007 Altera Corporation - Confidential

Design Examples

Radar front end processor

- Interfacing to high speed A/Ds
- 2.8 Gsps A/D, efficient downconvert to 350 Msps

Direct RF upconversion to multi-gigabit DACs

- Interfacing to high speed DACs
- 4.096 Gsps Digital Up Converter
- 8x8 Beam Former
 - Folding based upon clock rate

© 2007 Altera Corporation - Confidential



Traditional Digital Downconversion



© 2007 Altera Corporation - Confidential





Altera, Stratix, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

24



Radar Front End



Implemented in DSPB-AB

© 2007 Altera Corporation - Confidential



Design Examples

Radar front end processor

- Interfacing to high speed A/Ds
- 2.8 Gsps A/D, efficient downconvert to 350 Msps

Direct RF upconversion to multi-gigabit DACs

- Interfacing to high speed DACs
- 4.096 Gsps Digital Up Converter
- 8x8 Beam Former
 - Folding based upon clock rate

© 2007 Altera Corporation - Confidential



DirectRF: Data rate > Clock rate designs

Current Design Methodology



- Complex control required
- User has to manage reordering of Odd / Even phases of half band filters

Advanced Blockset Methodology



- Significantly simplifies high speed design
- The tool automatically duplicates necessary hardware to generate parallel outputs
- Handles polyphase reordering
- Design flow is simplified



Direct RF Design: Overview



例口店的公

© 2007 Altera Corporation - Confidential

Design Examples

Radar front end processor

- Interfacing to high speed A/Ds
- 2.8 Gsps A/D, efficient downconvert to 350 Msps

Direct RF upconversion to multi-gigabit DACs

- Interfacing to high speed DACs
- 4.096 Gsps Digital Up Converter

8x8 Beam Former

Folding based upon clock rate

© 2007 Altera Corporation - Confidential

Folding: 8x8 Beam Former

- RADAR beam former
 - Multiply 8x1 incoming data vector by 8x8 matrix of weights
- Input data
 - 16-bit Complex data in rectangular form
 - Rate: 16-bits per sample @ 80MHz => 1280Mb/s
 - Format: I1,Q1,I2,Q2,...I8,Q8,I1,Q1,...
- Weights
 - 16-bit Complex weights
 - 8x8 matrix
- Output data
 - 16-bits per sample @ 80MHz
 - Format: I1,Q1,I2,Q2,...I8,Q8,I1,Q1,...



© 2007 Altera Corporation - Confidential

Real & Imaginary interleaved inputs/outputs on single bus



© 2007 Altera Corporation - Confidential

Advanced Blockset Folding

- Note that 64 Complex Multipliers are needed (or 256 multipliers)
- If clock rate = data rate then circuit requires 256 multipliers
- If clock rate > data rate then tool automatically time shares resources by putting samples into the memory and scheduling them accordingly



- Example1 : Data Rate = 10 MHz, Clock = 200 MHz
 - Multipliers required = 256 multipliers / (200/10) or 25.6 multipliers (26 multipliers
- Example2: Data Rate = 4 MHz, Clock = 256 MHz
 - Multipliers required = 256 multipliers / (256/4) or 4 multipliers

© 2007 Altera Corporation - Confidential



Summary: DSP Builder Advanced Blockset



Effortless FPGA Implementation

- Automatic pipelining to meet required Fmax
- Similar performance as optimized HDL
- Easy timing closure
- Fewer compile iterations

FAST Design Space Exploration

- Fast multi-channel design implementation
- Automatic generation of control plane logic
- Efficient pipelining for multi-channel data paths
- Ability to update design by editing system level parameters
- Effortless FPGA device family retargeting

© 2007 Altera Corporation - Confidential

