Error while using vector real gateway in

3 views (last 30 days)
Siva Subramanian
Siva Subramanian on 6 Nov 2023
Edited: Kiran Kintali on 6 Nov 2023
Errors occurred during netlist generation. Error due to multiple causes. Cause 1 Simulink:blocks:DemuxInValidPortWidths: Invalid setting for input port dimensions of 'Lab1_1/HDL_filter/Vector Real Gateway In/Demux1'. The dimensions are being set to 1. This is not valid because the total number of input and output elements are not the same Cause 2 Simulink:Engine:PortDimsMismatch42: Error in port widths or dimensions. 'Output Port 1' of 'Lab1_1/HDL_filter/Vector Real Gateway In/I' is a one dimensional vector with 1 elements.
Help me in resolving this error

Sign in to answer this question.

Answers (1)

Kiran Kintali
Kiran Kintali on 6 Nov 2023
Edited: Kiran Kintali on 6 Nov 2023
https://www.xilinx.com/products/design-tools/vitis/vitis-model-composer.html
This issue needs to be posted to AMD tech support team. Possibly a bug in the vitis model composer / system generator block library.

Categories

Find more on System Composer in Help Center and File Exchange

Tags

Products


Release

R2021b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!